

# Keyboard Encoder Read Only Memory

## FEATURES

- Data output directly compatible with TTL
- N Key rollover or lockout operation
- Quad mode
- Lockout/rollover selection externally selected as option
- On chip-master/slave oscillator
- All 10 output bits available
- Fully buffered data outputs
- Output enable provided as option
- Data compliment control provided as option
- Pulse or level data ready output signal provided as an option
- Any key down output provided as an option
- Contact bounce circuit provided to eliminate contact bounce
- Static charge protection on all input/outputs
- Pin for Pin replacement for GI AY-5-3600

## GENERAL DESCRIPTION

The SMC Microsystems KR3600-XX is a Keyboard Encoder containing a 3600 bit read only memory and all the logic necessary to encode single pole single throw keyboard closures into a 10 bit code.


The KR3600-XX is fabricated with a low voltage p channel technology and contains the equivalent of 5000 transistors on a monolithic chip in a 40 lead dip ceramic package.

## PIN CONFIGURATION

Function	Sec "Pin Assignment Chart"	1	40	X <sub>0</sub>
Option		2	39	X <sub>1</sub>
Option		3	38	X <sub>2</sub>
Option		4	37	X <sub>3</sub>
Option		5	36	X <sub>4</sub>
Data Output B9		6	35	X <sub>5</sub>
Data Output B8		7	34	X <sub>6</sub>
Data Output B7		8	33	X <sub>7</sub>
Data Output B6		9	32	X <sub>8</sub>
Data Output B5		10	31	Delay Node Input
Data Output B4		11	30	V <sub>CC</sub>
Data Output B3		12	29	Shift Input
Data Output B2		13	28	Control Input
Data Output B1		14	27	V <sub>GG</sub>
V <sub>DD</sub>		15	26	Y <sub>0</sub>
Data Ready		16	25	Y <sub>1</sub>
Y <sub>0</sub>		17	24	Y <sub>2</sub>
Y <sub>1</sub>		18	23	Y <sub>3</sub>
Y <sub>2</sub>		19	22	Y <sub>5</sub>
Y <sub>3</sub>		20	21	Y <sub>4</sub>

PACKAGE: 40-Pin D.I.P.

## BLOCK DIAGRAM



NOTE: REFER TO FIG. 1 FOR OPTION PIN SELECTION.

\* R1 (10KΩ), C1 (45pF) PROVIDES APPROX. 50KHZ CLOCK FREQ.

\*\* C2 (100pF) DELAY/CMP R2 SUPPLIED INTERNALLY.

\*\*\* DIODES NECESSARY FOR COMPLETE N KEY ROLLOVER OPERATION.

## DESCRIPTION OF OPERATION

The KR3600 contains a 3600 bit ROM, 9-stage and 10-stage ring counters, a 10 bit comparator, timing circuitry, a 90 bit memory to store the location of encoded keys for n key rollover operation, an externally controllable delay network for eliminating the effect of contact bounce, an output data buffer, and TTL/DTL/MOS compatible output drivers.

The ROM portion of the chip is a 360 by 10 bit memory arranged into four 90-word by 10-bit groups. The appropriate levels on the Shift and Control Inputs selects one of the four 90-word groups; the 90-individual word locations are addressed by the two ring counters. Thus, the ROM address is formed by combining the Shift and Control Inputs with the two ring counters.

The external outputs of the 9-stage ring counter and the external inputs to the 10-bit comparator are wired to the keyboard to form an X-Y matrix with the 90-keyboard switches as the crosspoints. In the standby conditions, when no key is depressed, the two ring counters are clocked and sequentially address the ROM, thereby scanning the key switches for key closures.

When a key is depressed, a single path is completed between one output of the 9-stage ring counter (X0 thru X8) and one input of the 10-bit comparator ( $Y_0 \sim Y_9$ ). After a number of clock cycles, a condition will occur where a level on the selected path to the comparator matches a level on the corresponding comparator input from the 10-stage ring counter.

**N KEY ROLLOVER** — When a match occurs, and the key has not been encoded, the switch bounce delay network is enabled. If the key is still depressed at the end of the selected delay time, the code for the depressed key is transferred to the output data buffer, the data ready signal appears, a one is stored in the encoded key memory and the scan sequence is resumed. If a match occurs at another key location, the sequence is repeated thus encoding the next key. If the match occurs for an already encoded key, the match is not recognized. The code of the last key encoded remains in the output data buffer.

**N KEY LOCKOUT** — When a match occurs, the delay network is enabled. If the key is still depressed at the end of the selected delay time, the code for the depressed key is transferred to the output data buffer, the data ready signal appears and the remaining keys are locked out by halting the scan sequence. The scan sequence is resumed upon key release. The output data buffer stores the code of the last key encoded.

**SPECIAL PATTERNS** — Since the selected coding of each key and all the options are defined during the manufacture of the chip, the coding and options can be changed to fit any particular application of the keyboard. Up to 360 codes of up to 10 bits can be programmed into the KR3600 ROM covering most popular codes such as ASCII, EBCDIC, Selectric, etc., as well as many specialized codes.

**CUSTOM CODING INFORMATION**  
The custom coding information for SMC's 3600 Bit Keyboard Encoder ROM should be transmitted to SMC. The Truth Table should be completed on the format supplied.

### LEGEND

CC = Complement Control  
AKO = Any Key Down Output


B10 = B10 (Data) Output

LO/RO = Lockout/Rollover

CE = Chip Enable

Internal Clock = Self Contained Oscillator

External Clock = External Frequency Source



OPTION SELECTION/PIN ASSIGNMENT

FIGURE 1

**MAXIMUM GUARANTEED RATINGS\***

Operating Temperature Range	.....	0°C to +70°C
Storage Temperature Range	.....	-55°C to +150°C
Lead Temperature (soldering, 10 sec.)	.....	+325°C
Positive Voltage on any Pin, $V_{CC}$	.....	+0.3 V
Negative Voltage on any Pin, $V_{CC}$	.....	-25 V

\*Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied.

**ELECTRICAL CHARACTERISTICS**


( $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = +5V \pm 5\%$ ,  $V_{GG} = -12V \pm 1.0V$ ,  $V_{DD} = \text{GND}$ , unless otherwise noted)

Characteristics	Min	Typ **	Max	Units	Conditions
<b>Clock Frequency</b>	10	50	100	KHz	See Block diagram footnote* for typical R-C values
<b>External Clock Width</b>	7	—	—	μs	
<b>Data &amp; Clock Input</b>					
(Shift, Control, Compliment Control, Lockout/Rollover, Chip Enable & External Clock)					
Logic "0" Level	$V_{GS}$	—	$+0.8$	V	
Logic "1" Level	$V_{CC}-1.5$	—	$V_{CC}+0.3$	V	
Shift & Control Input Current	75	150	220	μA	$V_{IN} = +5V$
<b>X Output (<math>X_0-X_8</math>)</b>					
Logic "1" Output Current	40	250	500	μA	$V_{OUT} = V_{CC}$ (See Note 2)
	600	1300	4000	μA	$V_{OUT} = V_{CC}-1.3V$
	900	2000	6500	μA	$V_{OUT} = V_{CC}-2.0V$
	1500	2000	14,000	μA	$V_{OUT} = V_{CC}-5V$
	3000	10,000	23,000	μA	$V_{OUT} = V_{CC}-10V$
Logic "0" Output Current	8	30	60	μA	$V_{OUT} = V_{CC}$
	6	25	50	μA	$V_{OUT} = V_{CC}-1.3V$
	5	20	45	μA	$V_{OUT} = V_{CC}-2.0V$
	2	10	30	μA	$V_{OUT} = V_{CC}-5V$
	—	0.5	5	μA	$V_{OUT} = V_{CC}-10V$
<b>Y Input (<math>Y_0-Y_9</math>)</b>					
Trip Level	$V_{CC}-5$	$V_{CC}-3$	$V_{CC}-2$	V	Y Input Going Positive (See Note 2)
Hysteresis	0.5	0.9	1.4	V	(See Note 1)
Selected Y Input Current	18	100	170	μA	$V_{IN} = V_{CC}$
	14	80	150	μA	$V_{IN} = V_{CC}-1.3V$
	13	50	130	μA	$V_{IN} = V_{CC}-2.0V$
	5	40	110	μA	$V_{IN} = V_{CC}-4.0V$
Unselected Y Input Current	9	40	80	μA	$V_{IN} = V_{CC}$
	7	30	70	μA	$V_{IN} = V_{CC}-1.3V$
	6	25	60	μA	$V_{IN} = V_{CC}-2.0V$
	3	15	40	μA	$V_{IN} = V_{CC}-5V$
	—	0.5	20	μA	$V_{IN} = V_{CC}-10V$
<b>Input Capacitance</b>	—	3	10	pF	at 0V (All Inputs)
<b>Switch Characteristics</b>					
Minimum Switch Closure	—	—	—	—	See Timing Diagram
Contact Closure Resistance	—	—	300	Ω	$Z_{CC}$
	$1 \times 10^7$	—	—	Ω	$Z_{CO}$
<b>Strobe Delay</b>					
Trip Level (Pin 31)	$V_{CC}-4$	$V_{CC}-3$	$V_{CC}-2$	V	
Hysteresis	0.5	0.9	1.4	V	(See Note 1)
Quiescent Voltage (Pin 31)	-3	-5	-9	V	With Internal Switched Resistor
<b>Data Output (B1-B10), Any Key Down Output, Data Ready</b>					
Logic "0"	—	—	0.4	V	$I_{OL} = 1.6mA$
Logic "1"	$V_{CC}-1$	—	—	V	$I_{OH} = 1.0mA$
	$V_{CC}-2$	—	—	V	$I_{OH} = 2.2mA$
<b>Power</b>					
$I_{CC}$	—	12	25	mA	$V_{CC} = +5V$
$I_{SS}$	—	12	25	mA	$V_{SS} = -12V$


\*\*Typical values are at  $+25^\circ\text{C}$  and nominal voltages.

**NOTE**


1. Hysteresis is defined as the amount of return required to unlatch an input.
2. Precharge of X outputs and Y inputs occurs during each scanned clock cycle.



"Y" INPUT STAGE FROM KEYBOARD




"X" OUTPUT STAGE TO KEYBOARD




NOTE: Output driver capable of driving one TTL load with no external resistor.  
Capable of driving two TTL loads using an external 6.8K $\Omega$  resistor to V<sub>GG</sub>

STROBE DELAY vs. C<sub>2</sub>



OSCILLATOR FREQUENCY vs. C<sub>1</sub>



# KR3600-STD

XY	Normal B-12345678910	Shift B-12345678910	Control B-12345678910	Shift Control B-12345678910
00	1 1000111001	< 0011111001	1 1000111011	SUB 0101100001
01	q 1000110101	Q 1000110101	q 0000111111	DLE 0000100001
02	a 1000010101	A 1000000101	a 0000011111	@ 0000000101
03	z 0101110101	Z 0101110101	z 0101111111	P 0000100101
04	HT 1001000001	HT 1001000001	HT 1001000001	I 1001000101
05	H 0001000001	H 0001000001	H 0001000001	H 0001000001
06	+ 1101011001	+ 1101011001	+ 1101011001	+ 1101011011
07	SO 0111000101	> 0111111001	SO 0111000001	SO 0111000001
08	p 00001110101	@ 0000000101	NUL 0000000001	NUL 0000000001
09	1 1000111001	! 1000011001	SOH 1000000001	SOH 1000000001
10	2 0100111001	@ 0000000101	2 0100111011	ETB 1110100001
11	w 1101101001	W 1101101001	w 1101111111	A 1000000101
12	x 0001110101	X 0001110101	x 0001111111	O 1000100101
13	RS 0111000001	RS 0111000001	RS 0111000001	FS 0011100001
14	% 1010011001	% 1010011001	% 1010011001	% 1010011011
15	m 1011010101	1011010101	CR 1011000001	CR 1011000001
16	SI 1111000001	SI 1111000001	SI 1111000001	SI 1111000001
17	n 0111001001	^ 0111001001	SO 0111000001	SO 0111000001
18	2 0100111001	* 0000000101	STX 0100000001	STX 0100000001
19	3 1100111001	# 1100011001	3 1100111011	NAK 1010100001
20	e 1010010101	E 1010000101	e 1010011111	DC3 1100100001
21	d 0010010101	D 0010000101	d 0010011111	B 0100000101
22	c 1100010101	C 1100000101	c 1100011111	R 0100010010
23	- 1111001000	- 1111001000	- 1111001000	A 0111001000
24	S \$ 0000100001	\$ 0010000001	\$ 0010000001	\$ 0010000001
25	L 0011000001	L 0010000001	L 0010000001	L 0010000001
26	US 1111100001	US 1111100001	US 1111100001	US 1111100001
27	6 0101110001	& 0100011001	ACK 0110000001	ACK 0110000001
28	k 1101010101	1101100101	DEL 1111111001	DEL 1111111001
29	4 0100111001	5 0000110001	4 0100111011	DC4 0010100001
30	i 0100110101	R 0100010001	i 0100111111	ENO 1010000001
31	l 0100110101	F 0100000001	f 0100011111	C 1100000101
32	SP 0000001000	SP 0000011000	SP 0000011000	SP 0000011000
33	CAN 0000101000	( 0001000000	CAN 0001100000	BS 0001000000
34	CR 1011000001	CR 1011000001	CR 1010000001	M 1011000001
35	1101111101	1101111101	1101111101	K 1101000001
36	VT 1101000000	VT 1101000000	VT 1101000000	VT 1101000000
37	7 1110111001	7 1110011001	BEL 1110000001	BEL 1110000001
38	- 0100010001	- 0000010001	" 0000011001	" 0100011011
39	5 1010110001	% 1000010001	5 1010011001	STX 0100000001
40	T 0010100001	T 0010000001	t 0010011111	EOT 0010000001
41	g 1110010101	g 1100000001	G 1100011111	D 0010000001
42	v 0101010101	v 0100000001	v 0101011111	S 1100010001
43	ETX 1100000001	ETX 1100000001	ETX 1100000001	ETX 1100000001
44	J 1011111101	J 1011111101	J 1011111101	N 0111000001
45	? 1111110001	? 1111110001	? 1111110001	{ 1101000001
46	- 1011010001	- 1011000001	- 1010110001	- 1010101011
47	j 1001010001	j 1000000001	j 1001000001	) 1001010011
48	SP 0000001001	SP 0000011001	SP 0000011001	SP 0000011011
49	6 0101110001	> 0111110001	6 0101110001	SOH 1000000001
50	y 1001110101	Y 1000010001	y 1001111111	DC1 1000000001
51	h 0001010101	H 0000000001	h 0001011111	E 1010000001
52	b 0100010101	B 0000000001	b 0100011111	T 0010000001
53	: 0101110001	: 0100000001	: 0101000001	SYN 0110000001
54	V 0111110001	> 0111110001	> 0111110001	Z 0110000001
55	; 1101110001	+ 1100000001	; 1101110001	Y 1001100001
56	NUL 0000000001	NUL 0000000001	NUL 0000000001	NUL 0000000001
57	- 0101010001	- 0100010001	- 0100010001	- 0101010011
58	: 1000010001	: 1000000001	: 1000000001	: 1000000001
59	7 1101010001	& 1000010001	7 1101000001	ETX 1100000001
60	u 1010100001	U 1010000001	u 1010111111	BEL 1110000001
61	j 0101010001	J 0100000001	j 0101000001	F 0110000001
62	n 0111000001	N 0111000001	n 0110100001	U 1010100001
63	= 1011110000	= 1011110000	= 1011110000	~ 0111111000
64	< 0011110001	< 0011110001	< 0011110001	W 1110100001
65	LF 0100000000	LF 0100000000	LF 0100000000	DC2 0100000001
66	o 0000011001	O 0000000001	o 0000000001	J 0101000001
67	8 & 0110000001	8 & 0100000001	8 & 0100000001	DC2 0100000001
68	# 1100000001	# 1100000001	# 1100000001	& 0110000001
69	7 0001110001	7 0000000001	7 0000000001	# 1100000001
70	FF 0010000001	< 0011110001	FF 0010000001	ESC 1100000001
71	i 1001010001	i 1000000001	i 1001000001	ACK 0110000001
72	k 1101010001	K 1101000001	k 1101000001	G 1100000001
73	m 1011000001	M 1011000001	m 1011000001	V 0110100001
74	/ 1110100001	/ 1110000001	/ 1110000001	“ 0100000001
75	LF 0100000000	LF 0100000000	LF 0100000000	GS 1011000000
76	7 1011110001	+ 1101000001	+ 1101000001	+ 1101010001
77	FF 0010000001	< 0011110001	FF 0010000001	FF 0010000001
78	( 0001010001	( 0000000001	( 0000000001	( 0001010001
79	9 1001110001	( 0001010001	9 1001110001	EM 1001100001
80	o 1110100001	O 1110000001	o 1110000001	) 1011000001
81	7 0011010001	L 0010000001	7 0011010001	X 0011000001
82	, 0010100001	, 0010000001	, 0010000001	, 0011010001
83	, 0010100001	, 0010000001	, 0010000001	, 0011010001
84	, 0110100001	, 0110000001	, 0110000001	, 0111010001
85	, 1101110001	, 1101000001	, 1101000001	, 0101110001
86	, 1011000001	, 1010000001	, 1010000001	, 1101000001
87	- 1011010001	- 1110000001	- 1010100001	- 1111000001
88	0 0000011001	0 0000000001	0 0000000001	0 0000011001
89	9 1001110001	( 1001000001	HT 1001000001	HT 1001000001

Options:

Internal oscillator (pins 1, 2, 3)  
Any key down (pin 4) positive output  
N key rollover onlyPulse data ready signal  
Internal resistor to VDD on shift and control pins  
KR3600-STD outputs provide ASCII bits 1-6 on B1-B6, and bit 7 on B8

# KR 3600-ST

XY	Normal B-123456789	Shift B-123456789	Control B-123456789	Shift/Control B-123456789
00	\ 000001101	~ 01111101	NUL 000000001	RS 011110001
01	= 101111010	+ 101101001	GS 101110001	VT 110100010
02	DC3 110010010	DC3 110010010	DC3 110010010	DC3 110010010
03	- 101101001	- 111101010	CR 101100010	US 111110010
04	BS 000100010	BS 000100010	BS 000100010	BS 000100010
05	0 000011001	0 000011001	0 000011001	0 000011001
06	* 011101001	* 011101001	* 011101001	* 011101001
07	000000000	000000000	000000000	000000000
08	000000000	000000000	000000000	000000000
09	000000000	000000000	000000000	000000000
10	/ 111101010	? 111111001	ST 111100001	US 111110010
11	* 011101001	> 011111010	SO 011100010	RS 011110001
12	? 001101010	< 001111001	FF 001100001	FS 001110010
13	m 101101110	M 101100101	CR 101100010	CR 101100010
14	n 011101110	N 011100101	SO 011100010	SO 011100010
15	b 000001110	B 000000101	STX 010000010	STX 010000010
16	v 010111110	V 010101010	SYN 010100010	SYN 010100010
17	c 110001101	C 110000110	ETX 110000001	ETX 110000001
18	x 000111101	X 000101010	CAN 000110001	CAN 000110001
19	z 010111110	Z 010101010	SUB 010110010	SUB 010110010
20	LF 010100001	LF 010100001	LF 010100001	LF 010100001
21	\ 001110101	: 001111110	FS 001110010	FS 001110010
22	DEL 111111110	DEL 111111110	DEL 111111110	DEL 111111110
23	101101110	101101101	ESC 101100001	GS 101110001
24	7 111011010	7 111011010	7 111011010	7 111011010
25	8 000111010	8 000111010	8 000111010	8 000111010
26	9 100111001	9 100111001	9 100111001	9 100111001
27	000000000	000000000	000000000	000000000
28	000000000	000000000	000000000	000000000
29	000000000	000000000	000000000	000000000
30	: 110111010	: 010111001	ESC 101100001	SUB 010110010
31	i 001101101	L 001100110	FF 001100001	FF 001100001
32	k 110101110	K 110100101	VT 110100010	VT 110100010
33	j 010101101	J 010100110	LF 010100001	LF 010100001
34	h 000101110	H 000100101	BS 000100010	BS 000100010
35	g 111001110	G 111000101	BEL 110000010	BEL 110000010
36	f 010011101	F 010000110	ACK 011000001	ACK 011000001
37	d 001001110	D 000000101	EOT 001000010	EOT 001000010
38	s 110011110	S 110010101	DC3 110010010	DC3 110010010
39	a 000001110	A 100000101	SOH 100000010	SOH 100000010
40	000000000	000000000	000000000	000000000
41	101111101	101111101	ESC 101100001	GS 101110001
42	GR 101100010	GR 101100010	GR 101100010	GR 101100010
43	* 110010101	* 000010001	BEL 110000010	STX 010000010
44	4 001011010	4 001011010	4 001011010	4 001011010
45	5 101011001	5 101011001	5 101011001	5 101011001
46	6 011011001	6 011011001	6 011011001	6 011011001
47	000000000	000000000	000000000	000000000
48	000000000	000000000	000000000	000000000
49	000000000	000000000	000000000	000000000
50	p 000001110	P 000001010	DEL 000010010	DEL 000010010
51	o 111010101	O 111000110	SI 111000001	SI 111000001
52	i 100101101	I 100100110	HT 100100001	HT 100100001
53	u 101011110	U 101010101	NAK 101010010	NAK 101010010
54	y 100111110	Y 100110101	EM 100110010	EM 100110010
55	t 001011101	T 001010110	DC1 001010001	DC4 001010001
56	r 010011101	R 010010110	DC2 010010001	DC2 010010001
57	e 101001101	E 101000110	ENQ 101000001	ENQ 101000001
58	w 111011101	W 111010110	ETB 111010001	ETB 111010001
59	q 100011101	Q 100010110	DC1 100010001	DC1 100010001
60	000000000	000000000	000000000	000000000
61	000000000	000000000	000000000	000000000
62	DC2 010010001	DC2 010010001	DC2 010010001	DC2 010010001
63	000000000	000000000	000000000	000000000
64	1 100011010	1 100011010	1 100011010	1 100011010
65	2 010011010	2 010011010	2 010011010	2 010011010
66	3 110011001	3 110011001	3 110011001	3 110011001
67	000000000	000000000	000000000	000000000
68	000000000	000000000	000000000	000000000
69	000000000	000000000	000000000	000000000
70	0 000011001	) 100101010	DLE 000010010	HT 100100001
71	9 100111001	000101001	EM 100110010	BS 000100010
72	8 000111010	* 010010101	CAN 000110001	LF 010010001
73	7 111011010	& 0100101010	ETB 111010001	ACK 011000001
74	6 010011001	^ 011101101	SYN 011010010	RS 011110001
75	5 101011001	% 101001010	NAK 101010010	ENQ 101000001
76	4 001011010	\$ 001001001	DC4 001010001	EOT 001000010
77	3 110011001	# 110001010	DC3 110010010	ETX 110000001
78	2 010011010	@ 000001010	DC2 010010001	NUL 000000001
79	1 100011010	! 100001001	DC1 100010001	SOH 100000010
80	000000000	000000000	000000000	000000000
81	000000000	000000000	000000000	000000000
82	000000000	000000000	000000000	000000000
83	000000000	000000000	000000000	000000000
84	000000000	000000000	000000000	000000000
85	SP 000001010	SP 000001010	NUL 000000001	NUL 000000001
86	000000000	000000000	000000000	000000000
87	DC1 100010001	DC1 100010001	DC1 100010001	DC1 100010001
88	HT 100100001	HT 100100001	HT 100100001	HT 100100001
89	ESC 110110001	ESC 110110001	ESC 110110001	ESC 110110001

Options: Pin 1, 2, 3—Internal oscillator  
Pin 4—Lockout (logic 1), rollover (logic 0)  
Pin 5—Any key down output

All outputs complemented  
Level data ready

# KR 3600-PRO

XY	Normal	Shift	Control	Shift/Control
00	00000000	00100000	01000000	011000000
01	00000001	00100001	01000001	011000001
02	00000010	00100010	01000010	011000010
03	00000011	00100011	01000011	011000011
04	00000100	00100100	01000100	011000100
05	00000101	00100101	01000101	011000101
06	00000110	00100110	01000110	011000110
07	00000111	00100111	01000111	011000111
08	00001000	001001000	010001000	011001000
09	00001001	001001001	010001001	011001001
10	00001010	001001010	010001010	011001010
11	00001011	001001011	010001011	011001011
12	00001100	001001100	010001100	011001100
13	00001101	001001101	010001101	011001101
14	00001110	001001110	010001110	011001110
15	00001111	001001111	010001111	011001111
16	00010000	001010000	010010000	011010000
17	00010001	001010001	010010001	011010001
18	00010010	001010010	010010010	011010010
19	00010011	001010011	010010011	011010011
20	00010100	001010100	010010100	011010100
21	00010101	001010101	010010101	011010101
22	00010110	001010110	010010110	011010110
23	00010111	001010111	010010111	011010111
24	00011000	001011000	010011000	011011000
25	00011001	001011001	010011001	011011001
26	00011010	001011010	010011010	011011010
27	00011011	001011011	010011011	011011011
28	00011100	001011100	010011100	011011100
29	000911101	001011101	010011101	011011101
30	000911110	001011110	010011110	011011110
31	000911111	001011111	010011111	011011111
32	000100000	001000000	010000000	011000000
33	000100001	001000001	010000001	011000001
34	000100010	001000010	010000010	011000010
35	000100011	001000011	010000011	011000011
36	0009100100	001000100	010000100	011000100
37	0009100101	001000101	010000101	011000101
38	0009100110	001000110	010000110	011000110
39	0009100111	001000111	010000111	011000111
40	0009101000	001001000	010001000	011001000
41	0009101001	001001001	010001001	011001001
42	0009101010	001001010	010001010	011001010
43	0009101011	001001011	010001011	011001011
44	0009101100	001001000	010001000	011001000
45	0009101101	001001001	010001001	011001001
46	0009101110	001001010	010001010	011001010
47	0009101111	001001011	010001011	011001011
48	0009100000	001000000	010000000	011000000
49	0009100001	001000001	010000001	011000001
50	0009100010	0010000010	0100000010	0110000010
51	0009100011	0010000011	0100000011	0110000011
52	0009101000	0010001000	0100001000	0110001000
53	000910101	001000101	010000101	011000101
54	0009101010	001000110	010000110	011000110
55	0009101011	001000111	010000111	011000111
56	0009110000	001000000	010000000	011000000
57	0009110001	001000001	010000001	011000001
58	0009110010	0010000010	0100000010	0110000010
59	0009110011	0010000011	0100000011	0110000011
60	0009111000	001000000	010000000	011000000
61	000911101	001000001	010000001	011000001
62	0009111010	001000010	010000010	011000010
63	0009111011	001000011	010000011	011000011
64	1000000000	1010000000	1100000000	1110000000
65	1000000001	1010000001	1100000001	1110000001
66	1000000010	1010000010	1100000010	1110000010
67	1000000011	1010000011	1100000011	1110000011
68	1000000100	1010000100	1100000100	1110000100
69	1000000101	1010000101	1100000101	1110000101
70	1000000110	1010000110	1100000110	1110000110
71	1000000111	1010000111	1100000111	1110000111
72	1000001000	1010001000	1100001000	1110001000
73	1000001001	1010001001	1100001001	1110001001
74	1000001010	1010001010	1100001010	1110001010
75	1000001011	1010001011	1100001011	1110001011
76	1000001100	101000100	110000100	111000100
77	1000001101	101000101	110000101	111000101
78	100000110	101000110	110000110	111000110
79	1000001111	1010001111	1100001111	1110001111
80	1000010000	10100010000	11000010000	11100010000
81	1000010001	10100010001	11000010001	11100010001
82	1000010010	10100010010	11000010010	11100010010
83	1000010011	10100010011	11000010011	11100010011
84	1000010100	10100010100	11000010100	11100010100
85	1000010101	10100010101	11000010101	11100010101
86	1000010110	10100010110	11000010110	11100010110
87	1000010111	10100010111	11000010111	11100010111
88	1000011000	1010001000	1100001000	1110001000
89	1000011001	1010001001	1100001001	1110001001

Options:  
 Internal oscillator (pins 1, 2, 3)  
 Lockout/rollover (pin 4), with internal resistor to VDD  
 Lockout is logic 1

Any key down (pin 5), positive output  
 Pulse data ready  
 Internal resistor to VDD on shift & control pins


## **DESCRIPTION**

The KR 3600 PRO is a MOS/LSI device intended to simplify the interface of a microprocessor to a keyboard matrix. Like the other KR 3600 parts, the KR 3600 PRO contains all of the logic to de-bounce and encode keyswitch closures, while providing either a 2-key or N-key rollover.

The output of the KR 3600 PRO is a simple binary code which may be converted to a standard information code by a PROM or directly by a microprocessor. This permits a user maximum flexibility of key layout with simple field programming.

The code in the KR 3600 is shown in Table I. The format is simple: output bits 9, 8, 7, 6, 5, 4 and 1 are a binary sequence. The count starts at X0, Y0 and increments through X0Y1, X0Y2...X8Y9. Bit 9 is the LSB; bit 1 is the MSB.

**FIGURE 1**  
**KR 3600 PRO TYPICAL APPLICATION**  
**64 KEY, 4 MODE**



Items 2 and 3 indicate the mode as follows:


Bit 2	Bit 3	
0	0	Normal
0	1	Shift
1	0	Control
1	1	Shift Control

For maximum ease of use and flexibility, an internal scanning oscillator is used, with pin selection of N-key lockout (also known as 2-key rollover) and N-key rollover. An "any-key-down" output is provided for such uses as repeat oscillator keying.

Figure 1 shows a PROM-encoded 64 key, 4 mode application, using a 256x8 PROM, and Figure 2 a full 90 key, 4 mode application, utilizing a 512x8 PROM.

If N-key rollover operation is desired, it is recommended that a diode be inserted in series with each switch as shown. This prevents "phantom" key closures from resulting if three or more keys are depressed simultaneously.

**FIGURE 2**  
**KR 3600 PRO TYPICAL APPLICATION**  
**90 KEY, 4 MODE**



**STANDARD MICROSYSTEMS  
CORPORATION**

35 Marcus Blvd., Hauppauge, NY 11788  
(516) 273-3100 TOLL-FREE 1-800-257-5898

Circuit diagrams utilizing SMC products are included as a means of illustrating typical semiconductor applications; consequently complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of SMC or others. SMC reserves the right to make changes at any time in order to improve design and supply the best product possible.